



SRI VASAVI INSTITUTE OF ENGINEERING & TECHNOLOGY

An Autonomous Institute

(Approved by AICTE, New Delhi & Permanently Affiliated to JNTUK Kakinada)
Accredited by NBA (Mech, ECE, CSE) & NAAC, An ISO 9001:2015 Certified Institute
Nandamuru, Pedana Mandal, Krishna Dist – 521369.



Date : 08-04-2024

M.TECH II SEMESTER (R23 REGULATION) I MID EXAMINATIONS, APRIL - 2024

TIME TABLE

TIME : 10.00 AM TO 12.00 AM

BRANCH	15-04-2024 (MONDAY)	16-04-2024 (TUESDAY)	18-04-2024 (THURSDAY)	19-04-2024 (FRIDAY)
ECE (VLSI System Design - 61)	MIXED SIGNAL DESIGN & RF IC DESIGN (M23EC21)	PHYSICAL DESIGN AUTOMATION (M23EC22)	Elective – III DESIGN FOR TESTABILITY (M23EC23A)	Elective – IV LOW POWER VLSI DESIGN (M23EC24C)

NOTE:

- i. Any Omissions or clashes in this time table may please be informed to the controller of examination immediately.
- ii. The HOD's are requested to inform the Controller of Examination any other substitute subjects that are not included in the above time table immediately.

[Handwritten Signature]
8/4/24

Controller of Examinations

[Handwritten Signature]

Principal

Copy to:

- 1) Chairman, Secretary, Correspondent,
- 2) Executive Directors,
- 3) Controller of Examinations,
- 4) Hod – ECE,
- 5) Main Notice Board, Student's Notice Board, Circular file & Exam Cell

