



SRI VASAVI INSTITUTE OF ENGINEERING & TECHNOLOGY

An Autonomous Institute

(Approved by AICTE, New Delhi & Permanently Affiliated to JNTUK Kakinada)
Accredited by NBA (Mech, ECE, CSE) & NAAC, An ISO 9001:2015 Certified Institute
Nandamuru, Pedana Mandal, Krishna Dist – 521369.



Date : 29-01-2024

M.TECH I SEMESTER (R23 REGULATION) END EXAMINATIONS, FEBRUARY - 2024

TIME TABLE

TIME : 10.00 AM TO 01.00 PM

BRANCH	05-02-2024 (MONDAY)	07-02-2024 (WEDNESDAY)	09-02-2024 (FRIDAY)	12-02-2024 (MONDAY)	14-02-2024 (WEDNESDAY)
ECE (VLSI System-Design - 61)	CMOS ANALOG IC DESIGN (M23EC11)	CMOS DIGITAL IC DESIGN (M23EC12)	Elective – I VLSI TECHNOLOGY (M23EC13A)	Elective – II DEVICE MODELING (M23EC14A)	RESEARCH METHODOLOGY AND IPR (M23EC15)

NOTE:

- Any Omissions or clashes in this time table may please be informed to the controller of examination immediately.
- The HOD's are requested to inform the Controller of Examination any other substitute subjects that are not included in the above time table immediately.

Controller of Examinations

Principal

Copy to:

- Chairman, Secretary, Correspondent,
- Executive Directors,
- Controller of Examinations,
- Hod – ECE,
- Main Notice Board, Student's Notice Board, Circular file & Exam Cell