



# SRI VASAVI INSTITUTE OF ENGINEERING & TECHNOLOGY

An Autonomous Institute

(Approved by AICTE, New Delhi & Permanently Affiliated to JNTUK Kakinada)  
Accredited by NBA (Mech, ECE, CSE) & NAAC, An ISO 9001:2015 Certified Institute  
Nandamuru, Pedana Mandal, Krishna Dist – 521369.



Date : 21-11-2023

## M.TECH I SEMESTER (R19 REGULATION) I MID EXAMINATIONS, NOVEMBER - 2023

### TIME TABLE

TIME : 10.00 AM TO 12.00 AM

BRANCH	27-11-2023 (MONDAY)	28-11-2023 (TUESDAY)	29-11-2023 (WEDNESDAY)	30-11-2023 (THURSDAY)	01-12-2023 (FRIDAY)
ECE (VLSI System Design - 61)	CMOS ANALOG IC DESIGN (M23EC11)	CMOS DIGITAL IC DESIGN (M23EC12)	Elective – I VLSI TECHNOLOGY (M23EC13A)	Elective – II DEVICE MODELING (M23EC14A)	RESEARCH METHODOLOGY AND IPR (M23EC15)

#### NOTE:

- Any Omissions or clashes in this time table may please be informed to the controller of examination immediately.
- The HOD's are requested to inform the Controller of Examination any other substitute subjects that are not included in the above time table immediately.

  
Controller of Examination

  
Principal

#### Copy to:

- Chairman, Secretary, Correspondent,
- Executive Directors,
- Controller of Examination,
- Hod's – ECE & CSE,
- Main Notice Board, Student's Notice Board, Circular file & Exam Cell