Quality of internal semester Question papers, Assignments and Evaluation (20)

(Mention the initiatives, implementation details and analysis of learning levels related to quality of semester question papers, assignments and evaluation)

Internal Assessment Test:

The institute conducts two internal assessment tests after completing 8th week and 16th week respectively. Each test covers half of the syllabus. The tests are conducted for a maximum of 30 marks. (No minimum marks criteria from the university). The duration of the test is one and half hour and question paper is set to make the student to learn time management. Program Coordinator along with test coordinator is responsible for the conduction of the test. The department has a Scrutinizing Committee, comprising of HoD and two senior faculty members to check the quality of the question paper, RBT levels and COs compliance.

Process for Internal Assessment Test Question Paper Setting:

- The course co-coordinator sets the question paper for the Internal Assessment.
- The course co-coordinator ensures to frame questions based on various RBT levels and is mapped to the Course Outcomes (COs) to assess the students at various RBT levels.

Procedure for Conduction and Evaluation of Internal Assessment Test:

The time table for the Internal Assessment Test will be conducted as per academic calendar and the dates are announced and kept in the notice board 15 days prior to the commencement of the test.


Question Papers:

For each subjects, question bank is prepared. While setting the question paper all previous university exam papers are taken into consideration. According to level of toughness the questions are prepared (viz., analyzing the problems, implementation of modern tools, formulating the problems etc), which is termed as Bloom's Taxonomy.

The questions will be of three categories:

- One third of the questions is straight and can be answered by all students.
- One third of the questions need analysis and use of content covered as per syllabus.
- Remaining one third of the questions are not straight. Certain amount of thinking, analysis and mathematical knowledge are required to resolve.

A question paper template is shown in the following figure



Assignments:

- Assignment issue and submission dates are announced by the respective faculty members.
 Assignment questions are prepared using Bloom's Taxonomy process.
- Surprise tests, quizzes, video links are provided.
- In order to bridge the gap in curriculum, bright students are given some assignment beyond syllabus.
- Assignments are evaluated and feedback is given to the students to improve their learning and appreciate their efforts

Evaluation:

The faculties after every internal assessment test, they explain the solution of the questions in the class which will enable them to perform well in the final examination.

For any genuine reasons, if a student was unable to perform well in the given two internal assessment tests, improvement test is given to him/her.

For R-16 regulation, 80% of the marks are considered from one of the internal and 20% of the marks are considered from the other internal exam and for R-13 regulation out of two internal exams one best internal is considered. If a candidate remains absent for all the tests conducted, the Internal assessment marks are marked as "Absent" in the result. Assignments are used as a tool for practice and evaluation is based purely on Internal Assessment Test

Sample Internal Question Paper Analysis:


Name of the Course: Electronic Devices and Circuits

Sem Course Code: C211


Year & Semester: II Year I
INTERNAL: 1

Q.No	Question	Marks	CO	TL
1.a	Describe the Hall Effect. What properties of a semiconductor are determined from a Hall Effect experiment?	5	C211.1	Understand
1.b	In an N type semiconductor the fermi level is 0.3 ev below the conduction band at 300k. If the temperature is increased to 360 k, If the temperature is increased to 360 k, determine the new position of Fermi level.	5	C211.1	Apply
2.a	Explain the operations of Tunnel diode with the help of Energy band diagrams.	8	C211.2	Understand
2.b	The reverse saturation current of Ge diode is 2 micro amps at a temperature of 25 degree centigrade. Find the reverse saturation current of the diode at a temperature of 75 degree centigrade.	2	C211.2	Apply
3.a	Explain the operation of Bridge Rectifier and derive its ripple factor.	5	C211.3	Understand
3.b	Explain the operation of Full Wave Rectifier with shunt Capacitor filter and derive its ripple factor.	5	C211.3	Understand

CO	Marks	%
C211.1	10	33.33
C211.2	10	33.33
C211.3	10	33.33



TL	Marks	%
L1-Remember		
L2-Understand	23	76.6 7
L3-Apply	7	23.3
L4-Analyze		
L5-Evaluate		
L6-Create		




Name of the Course: Electronic Devices and Circuits Sem Course Code: C211

Year & Semester: II Year I


INTERNAL: 2	
--------------------	--

Q.No	Question	Marks	CO	TL
1.a	How BJT acts as an Amplifier	5	C211.4	Understand
1.b	Explain the construction and operation of Enhancement MOSFET.	5	C211.4	Understand
2	Define Stability Factor and derive the Stability Factor for Self Bias circuit.	10	C211.5	Apply
3	Draw the neat circuit diagram of CE amplifier in terms of h parameters. Determine Current gain, input resistance, voltage gaain and output admittance using exact analysis.	10	C211.6	Understand

CO	Marks	0/0
C211.1	10	33.33
C211.2	10	33.33
C211.3	10	33.33



	Mark	
TL	S	%
L1-Remember		
		66.6
L2-Understand	20	7
		33.3
L3-Apply	10	3
L4-Analyze		
L5-Evaluate		
L6-Create		



Evaluation Quality:

Each faculty prepares scheme of evaluation and also the key for each exam conducted to students. The answer sheets after evaluation will be distributed to students in the class room and discuss the answers with students. If there are any grivances, same will be discussed and resolved.

A Sample Scheme of Evaluation for EDC Internal Question Paper is shown below:

Department of Electronics & Communication Engineering

II B.Tech-I Sem I Mid Exam

SUB:EDC

Branch: ECE A&B

MAX Marks:30M

A.Y -2017-2018

Scheme of Evaluation	
1. 1.a) A) Describe the Hall Effect.	(2M)
What properties of a semiconductor are determined from a Hall Effect experiment?	(3M)
B) In an N type semiconductor, the Fermi level is 0.3 ev below the conduction band at 30 temperature is increased to 360 K, determine the new position of Fermi level.	00 k. If the (5M)
2. A)Explain the operation of Tunnel diode with the help of Energy band diagrams.	(8M)
B)The reverse saturation current of Ge diode is 2 micro amps at a temperature of 25 centigrade. Find the reverse saturation current of the diode at a temperature of 75 decentigrade.	
3. A)Explain the operation of Bridge Rectifier.	(2M)
Derive its ripple factor.	(3M)
B) Explain the operation of Full Wave Rectifier with shunt Capacitor filter.	(2M)
Derive its ripple factor.	(3M)
Total: 30 I	Marks

Sample Assignment Question Paper Analysis: Name of the Course: Electronic Devices and Circuits

Sem Course Code: C211

Year & Semester: II Year I Assignment Questions


			Connected	BTL of
Q NO	Assessment question	Marks	CO	CO

A1.1	Consider silicon at $T = 300$ K doped with phosphorus at a concentration of Nd= 1016 cm-3. ni= 1.5×1010 cm-3. Calculate electron & hole concentrations in this semiconductor.	2M		Apply
A1.2	Define Hall Effect and Derive Hall coefficient expression along with applications of Hall Effect.	1M	C211.1	Apply
A1.3	Derive continuity equation and state its special cases.	2M		Apply
A2.1	With minority carrier profile, derive expression for diode current in PN junction diode under forward bias condition.	2M		Apply
A2.2	A diode is doped with NA=1018/cm3 on the p-type side and ND=1015/cm3 on the n-type side. Calculate the depletion-region width wdoand built-in voltage? Assume ni= 1.5 × 1010 cm-3	2M	C211.2	Apply
A2.3	Explain in detail about V-I characteristics of a Zener diode.	1M		Understand
A3.1	Design a voltage regulator using the circuit shown below. The voltage regulator is to power a car radio at VL= 9 V from an automobile battery whose voltage may vary between 11 and 13.6 V. The curre R_i V_{PS} V_{Z} V_{Z} V_{Z} V_{Z} V_{L} V_{L}	2M	C211.3	Create
A3.2	With circuit and necessary waveforms, explain the operation of Bridge Rectifier.	1M		Understand
A3.3	Derive an expression for ripple factor for FWR with capacitor filter.	2M		Apply
A4.1	With a neat sketch, explain the different current components of a transistor in forward active region.	2M		Understand
A4.2	With the diagram of minority carrier profile, derive an expression for β in NPN transistor in forward active region.	1M	C211.4	Apply
A4.3	Draw and explain the drain characteristics of N-channel enhancement type.	2M		Understand
A5.1	Determine the stability factor for a CE amplifier by using self biased circuit.	1M	C211.5	Understand

A5.2	For the circuit shown in Fig 1, determine (a) IB, IC, VCE, gm (b) Ri, Av, Ro. $ V_{CC} = 9 \text{ V} $ $ R_S = 10 \text{ k}\Omega $ $ V_{CC} = 9 \text{ V} $ $ R_S = 15 \text{ k}\Omega $ $ R_E = 15 \text{ k}\Omega $ $ R_E = 12 \text{ k}\Omega $ Fig 1	2M		Analyze
A5.3	For the circuit shown in Fig 3a, calculate IE, VCE, VC. Assume β =100, VBE=0.7.	2M		Apply
A6.1	A CE amplifier is drawn by a voltage source of internal resistance Rs = 1000Ω . The h-parameters are hie = $1 K\Omega$, hre = 2×10 -4, hfe = 50 , hoe = 25μ A/V. Calculate the current gain, voltage gain and output resistance using exact analysis.	2M	C211.6	Apply
A6.2	Compare CE, CB, CC amplifiers	1M		Understand
A6.3	With aneat circuit diagram, derive an expression for voltage gain in CS amplifier.	2M		Understand


		Percentag
CO#	Marks	e
C211.1	5	16.67
C211.2	5	16.67
C211.3	5	16.67
C211.4	5	16.67
C211.5	5	16.67
C211.6	5	16.67

Course Outcome Wise Marks distribution Analysis in %



BTL	Marks	Percentage		
Remember				
Understand	10	33.33		
Apply	16	53.33		
Analyze	2	6.67		
Evaluate				
Create	2	6.67		

Blooms Level Marks distribution in %



Sample End Semester Paper Analysis: Name of the Course: Electronic Devices and Circuits


Sem Course Code: C211

Year & Semester: II Year I Semester End Paper- SET 1


	OCT/NOV-2017 University Q.Paper Analysis				
Q.No	Question	Marks	CO	TL	
1.a	What is intrinsic semiconductor?	2	C211.1	remember	
1.b	Write the disadvantages of LED	2	C211.2	remember	
1.c	Define Ripple factor and peak inverse voltage	3	C211.3	remember	
1.d	Write the applications of JFET	2	C211.4	remember	
1.e	What are the advantages of self-biasing circuit?	3	C211.5	remember	
1.f	What is emitter follower?	2	C211.6	remember	
2.a	Explain in detail about Hall effect	7	C211.1	understand	
2.b	Calculate the resistivity of intrinsic germanium at 300^{0} K .Assume $n_{i} = 2x10^{13}$ per cm ³ , $\mu_{n} = 3800$ cm ³ /V $-$ s and $\mu_{p} = 1800$ cm ³ /V $-$ s	7	C211.1	apply	
3.a	Explain the formation of depletion region in a PN junction	7	C211.2	understand	

2.1	ADM: (C. 11. 1. 1.1.	7	I	1
3.b	A P-N junction silicon diode has a reverse saturation	7		
	current of 50nA at room		G211.2	
	temperature27 ⁰ K . If the new reverse saturation current		C211.2	apply
	is observed to be			
	160nA, calculate the value of new temperature.			
	Draw and explain the circuit diagram of full wave		C211.3	understand
4.a	rectifier with L-section filter	7	C211.3	understand
	In half-wave rectifier an ac voltage of peak value 24V			
	is connected in series			
4.1	with silicon diode and load resistance of 480Ω . If the	7	C211.2	1
4.b	forward resistance of the	7	C211.3	apply
	diode is 20Ω , find average load current and rms value			
	of load current.			
_	Explain input and output characteristics of a transistor		G211 1	
5.a	in CB configuration	7	C211.4	understand
	A certain JFET operates in the linear region with a			
	constant drain voltage of			
	1V. When the gate voltage is 2V, a drain current of			
£ 1.	10mA flows, but when gate	7	C211.4	1
5.b	voltage is changed to 1V, the drain current becomes	/	C211.4	apply
	22.8mA. Find (a) the			
	pinch-off voltage (b)the channel resistance for zero gate			
	voltage			
6.a	Explain any two bias compensation techniques	7	C211.5	understand
	An npn transistor if $\beta = 50$ is used in CE circuit with			
	$V_{CC} = 10V$, $R_C = 2K\Omega$.			
6.b	The bias is obtained by connecting $100k\Omega$ resistor	7	C211.5	apply
	from collector to base. Find			TF J
	the quiescent point and stability factor.			
	Draw the h-parameters equivalent circuit for a common			
7.a	emitter amplifier and		C211.6	apply
	derive the Expression for Ai ,RI, Av.	7	0	P P J
7.1	Compare the performance of BJT as an amplifier in CE,		(211.6	1
7.b	CB, CC configuration	7	C211.6	analyze

CO	Marks	%
		16.326
C211.1	16	5
		16.326
C211.2	16	5
		17.346
C211.3	17	9
		16.326
C211.4	16	5
		17.346
C211.5	17	9
		16.326
C211.6	16	5




	Mark	
TL	S	%
L1-		14.2857
Remember	14	1
L2-		35.7142
Understand	35	9
		42.8571
L3-Apply	42	4
		7.14285
L4-Analyze	7	7
L5-Evaluate		
L6-Create		



Average levels of evaluation for the COs (2017-18):

COs	CO1	CO2	CO3	CO4	CO5	CO6
Internal exam	33.33	33.33	33.33	33.33	33.33	33.33
Percentage						
Assignments	16.67	16.67	16.67	16.67	16.67	16.67
University	16.99	17.15	16.05	16.40	16.63	16.66



Average levels of Taxonomy evaluation:

COs	Remember	Understand	Apply	Analyze	Evaluate	Create
Internal exam	9.60	39.23	15.34	8.98	4.47	4.44

Percentage						
Assignments	21.51	49.78	24.97	17.77	14	8.75
University	14.94	51.45	22.48	17.90	11.11	16.32

